This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Coldfire control registers



> > http://www.freescale.com/files/dsp/doc/ref_manual/V4ECFUM.pdf
> 
> I don't see  EDRAMBAR, SECMBAR, MBAR0, MBAR1, PCR1U0, PCR1L0, PCR1U1, PCR1L1, 
> PCR2U0, PCR2L0, PCR2U1, PCR2L1,  PCR3U0, PCR3L0, PCR3U1, PCR3L1, in table 2-4 on 
> pages 2-12 through 2-14.  Where are they documented?

Look at table 1-1 on page 1-7/8, and the note indicates that those
optional registers (and their fields) are implementation-specific.
Not all v4e chips have those registers, but those (think ASSP) that do
will have the registers at that CPU space assignment.

-- 
Peter Barada
peter@the-baradas.com


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]