This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
Re: [PATCH] Remove SSE5 support
- From: "H.J. Lu" <hjl dot tools at gmail dot com>
- To: "rajagopal, dwarak" <dwarak dot rajagopal at amd dot com>
- Cc: binutils at sourceware dot org
- Date: Thu, 21 May 2009 15:58:29 -0700
- Subject: Re: [PATCH] Remove SSE5 support
- References: <E7FB0F2BB5FEF242BB2929F02A12B8F303D60D@SAUSEXMB2.amd.com>
On Thu, May 21, 2009 at 3:16 PM, rajagopal, dwarak
<dwarak.rajagopal@amd.com> wrote:
> Hello,
> AMD announced the new instruction sets XOP, FMA4 and CVT16 instructions
> replacing the previously announced SSE5 instructions that will be part
> of future processors. The programmers guide for these instructions is
> located at http://support.amd.com/us/Processor_TechDocs/43479.pdf.
>
> As a first step, the attached patch (I have gzipped the patch as it was
> too big to fit in email) removes the current SSE5 support in binutils.
> Tested for x86_64. Passed make check. Is this Ok?
>
OK.
Thanks.
--
H.J.