This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
PATCH: Fix a typo in comments for CpuFSGSBase
- From: "H.J. Lu" <hongjiu dot lu at intel dot com>
- To: binutils at sourceware dot org
- Date: Mon, 5 Jul 2010 09:41:20 -0700
- Subject: PATCH: Fix a typo in comments for CpuFSGSBase
- Reply-to: "H.J. Lu" <hjl dot tools at gmail dot com>
Hi,
I checked in this patch to fix a typo in comments for CpuFSGSBase.
H.J.
---
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 111f1f8..96fffad 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,7 @@
+2010-07-05 H.J. Lu <hongjiu.lu@intel.com>
+
+ * i386-opc.h (CpuFSGSBase): Fix a typo in comments.
+
2010-07-03 Andreas Schwab <schwab@linux-m68k.org>
* ppc-dis.c (powerpc_init_dialect): Cast PPC_OPCODE_xxx to
@@ -47,7 +51,7 @@
(cpu_flags): Add CpuXsaveopt, CpuFSGSBase, CpuRdRnd and CpuF16C.
* i386-opc.h (CpuXsaveopt): New.
- (CpuFSGSBase):Likewise.
+ (CpuFSGSBase): Likewise.
(CpuRdRnd): Likewise.
(CpuF16C): Likewise.
(i386_cpu_flags): Add cpuxsaveopt, cpufsgsbase, cpurdrnd and
diff --git a/opcodes/i386-opc.h b/opcodes/i386-opc.h
index 0fa7e85..9442211 100644
--- a/opcodes/i386-opc.h
+++ b/opcodes/i386-opc.h
@@ -114,7 +114,7 @@ enum
CpuEPT,
/* RDTSCP Instuction support required */
CpuRdtscp,
- /* FSBSBASE Instructions required */
+ /* FSGSBASE Instructions required */
CpuFSGSBase,
/* RDRND Instructions required */
CpuRdRnd,