This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
Commit: RX: Fix encoding of synthetic beq.a instruction
- From: Nick Clifton <nickc at redhat dot com>
- To: binutils at sourceware dot org
- Date: Tue, 26 Jul 2011 15:09:54 +0100
- Subject: Commit: RX: Fix encoding of synthetic beq.a instruction
Hi Guys,
I am applying the patch below on behalf of Renesas. They found a bug
in the encoding of the synthetic beq.a instruction.
Cheers
Nick
gas/ChangeLog
2011-07-26 Kazuhiro Inaoka <kazuhiro.inaoka.ud@renesas.com>
* config/tc-rx.c (md_convert_frag): Fix encoding of BEQ.A
syntehtic instruction.
gas/testsuite/ChangeLog
2011-07-26 Kazuhiro Inaoka <kazuhiro.inaoka.ud@renesas.com>
* gas/rx/r-bcc.d: Update expected disassembly of synthetic beq.a
instruction.
Index: gas/config/tc-rx.c
===================================================================
RCS file: /cvs/src/src/gas/config/tc-rx.c,v
retrieving revision 1.9
diff -u -3 -p -r1.9 tc-rx.c
--- gas/config/tc-rx.c 31 Jan 2011 16:43:14 -0000 1.9
+++ gas/config/tc-rx.c 26 Jul 2011 14:01:47 -0000
@@ -1701,7 +1701,7 @@ md_convert_frag (bfd * abfd ATTRIBUTE_
reloc_adjust = 1;
break;
case OPCODE (OT_beq, 5): /* BEQ.A - synthetic. */
- op[0] = 0x1e; /* bne.s .+4. */
+ op[0] = 0x1d; /* bne.s .+5. */
op[1] = 0x04; /* bra.a dsp:24. */
disp -= 1;
#if RX_OPCODE_BIG_ENDIAN
@@ -1739,7 +1739,7 @@ md_convert_frag (bfd * abfd ATTRIBUTE_
reloc_adjust = 1;
break;
case OPCODE (OT_bne, 5): /* BNE.A - synthetic. */
- op[0] = 0x15; /* beq.s .+4. */
+ op[0] = 0x15; /* beq.s .+5. */
op[1] = 0x04; /* bra.a dsp:24. */
disp -= 1;
#if RX_OPCODE_BIG_ENDIAN
Index: gas/testsuite/gas/rx/r-bcc.d
===================================================================
RCS file: /cvs/src/src/gas/testsuite/gas/rx/r-bcc.d,v
retrieving revision 1.1
diff -u -3 -p -r1.1 r-bcc.d
--- gas/testsuite/gas/rx/r-bcc.d 29 Sep 2009 14:17:11 -0000 1.1
+++ gas/testsuite/gas/rx/r-bcc.d 26 Jul 2011 14:06:41 -0000
@@ -8,7 +8,7 @@ Disassembly of section \.text:
00000000 <beq>:
0: 20 32 beq\.b 32 <dsp8>
2: 3a 86 13 beq\.w 1388 <dsp16>
- 5: 1e bne\.s b <bne\+0x1>
+ 5: 1d bne\.s a <bne>
6: 04 1a a1 07 bra\.a 7a120 <dsp24>
0000000a <bne>: