This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [PATCH] [MIPS] add MIPS64DSPR2 support.

From: Richard Sandiford <rdsandiford at googlemail dot com>
To: Liu <proljc at gmail dot com>
Cc: binutils at sourceware dot org, fu at mips dot com
Date: Mon, 06 Feb 2012 19:57:52 +0000
Subject: Re: [PATCH] [MIPS] add MIPS64DSPR2 support.
References: <CAJBMM-tV__HpCkAhjejhSbweRqfBUVSTsvoauefeUuy=CXtE9w@mail.gmail.com>

Thanks for the patch.

Liu <proljc@gmail.com> writes:
> I've added MIPS64DSPR2 support to binutils.
> Please review.

Following on from Chao-ying's question on the GCC list: what target
are you using?  Is it an emulated implementation of MIPS64 DSPr2
(e.g. QEMU)?  Or do you have a real hardware implementation? 
Just curious :-)

Chao-ying, just to check: it sounded from your message on the GCC list
that some instructions had been removed from the ASE.  Is that right?
If so, is the latest document on the MIPS website up-to-date,
or have there been changes since then?

Liu: In the meantime, a patch of this size will need a copyright
assignment.  Do you already have one on file?  If not, please send
a note to me privately and I can send you the form.

Thanks,
Richard

Follow-Ups:
- RE: [PATCH] [MIPS] add MIPS64DSPR2 support.
  - From: Fu, Chao-Ying
- Re: [PATCH] [MIPS] add MIPS64DSPR2 support.
  - From: Liu

References:
- [PATCH] [MIPS] add MIPS64DSPR2 support.
  - From: Liu

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]