This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
Re: [PATCH] x86/Intel: disassemble vcvt{,u}si2s{d,s} with correct operand order
- From: "H.J. Lu" <hjl dot tools at gmail dot com>
- To: Jan Beulich <JBeulich at suse dot com>
- Cc: Binutils <binutils at sourceware dot org>
- Date: Thu, 23 Apr 2015 05:39:50 -0700
- Subject: Re: [PATCH] x86/Intel: disassemble vcvt{,u}si2s{d,s} with correct operand order
- Authentication-results: sourceware.org; auth=none
- References: <552FE0EA0200007800072CEE at mail dot emea dot novell dot com>
On Thu, Apr 16, 2015 at 7:18 AM, Jan Beulich <JBeulich@suse.com> wrote:
> As pointed out before, the documentation mandates the rounding mode to
> follow the GPR, so disassembler should produce output accordingly.
>
> gas/testsuite/
> 2015-04-16 Jan Beulich <jbeulich@suse.com>
>
> * gas/i386/avx512f.s: Adjust operand order for Intel syntax
> vcvt{,u}si2ss.
> * gas/i386/x86-64-avx512f.s: Adjust operand order for Intel
> syntax vcvt{,u}si2s{d,s}.
>
> opcodes/
> 2015-04-16 Jan Beulich <jbeulich@suse.com>
>
> * i386-dis.c (print_insn): Swap rounding mode specifier and
> general purpose register in Intel mode.
I checked with our people. Intel Software Developer Manual only governs
the output side of the binary form of instruction byte stream matches what
HW expect. Each assembly tool product has its own implementation of
transforming the input language/dialect into the output stream. In case of
GNU assembler, operand order for AT&T and Intel syntax for AVX512 is
the one used in AVX512 testcases.
It is not OK.
--
H.J.