This is the mail archive of the
cgen@sources.redhat.com
mailing list for the CGEN project.
Re: generalizing the delay rtx function
- To: matthew green <mrg at cygnus dot com>
- Subject: Re: generalizing the delay rtx function
- From: "Frank Ch. Eigler" <fche at redhat dot com>
- Date: Wed, 14 Mar 2001 08:05:39 -0500
- Cc: cgen at sources dot redhat dot com
- References: <20010308160106.A28162@redhat.com> <20859.984555605@cygnus.com>
Hi -
On Wed, Mar 14, 2001 at 06:40:05PM +1100, matthew green wrote:
: [...]
: is this possible? eg, (sparc) if i do:
:
: ba foo
: ld [%l1 + 4], %o0
: vs.
: ba foo
: tst %o0
:
: the load can take *much* longer than the tst?
I'm not sure I guess correctly at your point; is it that
these two code sequences require a different number of
clock cycles to run on a SPARC chip? If so, yes, but
the delay is not a programmer-visible one, so the
proposed extensions to the delay rtx would not be used
to model it.
- FChE
PGP signature