This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]

Re: gcc compile

To: Jens-Christian Lache <lache at tu-harburg dot de>
Subject: Re: gcc compile
From: Richard Earnshaw <rearnsha at arm dot com>
Date: Mon, 22 Jan 2001 11:21:03 +0000
cc: Philip Blundell <philb at gnu dot org>, crossgcc at sources dot redhat dot com, Richard dot Earnshaw at arm dot com
Organization: ARM Ltd.
Reply-To: rearnsha at arm dot com


lache@tu-harburg.de said:
> Unfortunately the ARM simulator does not support the several CPU
> modes, that the ARM7TDMI has. I made a software trap using "swi", and
> the pc was set correctly to 0x8. It did also execute the jump
> instruction from this place leading to my own swi handler. But when
> leaving it, returning to the code containing the swi, the mode was
> still 0x10, which is not supervisor mode.  

It sounds like you were already in supervisor mode when you executed the 
SWI; that would corrupt your link register so the return would not happen 
correctly.

However, more details would be needed to be sure.


------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com

References:
- Re: gcc compile
  - From: Jens-Christian Lache

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]