This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

interrupt handling

From: "Abhilash R" <rabhilash at tataelxsi dot co dot in>
To: crossgcc at sources dot redhat dot com, gcc-help at gcc dot gnu dot org
Date: Tue, 18 Dec 2001 15:19:41 +0530
Subject: interrupt handling

Hello,
We are using GNU C compiler in one of our project. The microcontroller
on our target board is MMC2107.  However we are facing some problem
during interrupt handling.
In my code I have defined an interrupt as fast interrupt coming on egde
port EP.4. I have done all the initialisations properly & simulated that

interrupt using Interrupt force register of MMC2107. Reading back the
status register shows that interrupt is valid & there is an interrupt
pending for execution. However the branching to ISR is not happening.

Kindly let us know the solution for this problem as soon as possible.

regards
abhilash


------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com

Follow-Ups:
- Re: interrupt handling
  - From: Kai Ruottu

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]