This is the mail archive of the
ecos-discuss@sourceware.org
mailing list for the eCos project.
problem enabling the caches on powerpc
- From: "saurabh prakash" <saurabhp75 at gmail dot com>
- To: ecos-discuss <ecos-discuss at ecos dot sourceware dot org>
- Date: Thu, 29 Jun 2006 11:20:14 +0530
- Subject: [ECOS] problem enabling the caches on powerpc
hi,
i am working on mbx type board, with mpc860P, i had successfully worked on
similar board in the past. but i am having problems enabling the
caches on the current
board. As soon as the macro HAL_ICACHE_ENABLE() executes, the cpu
gives an exception(SEI). To be precise the second "isync" gives an
exception. I have modified the
HAL_ICACHE_SIZE, HAL_ICACHE_LINE_SIZE, HAL_ICACHE_WAYS.... etc according to
the variant i am using but without any results. Can anybody suggest
any solution.
#define HAL_ICACHE_ENABLE()
asm volatile ("isync;"
"mtspr %0, %1;"
"isync" <----- Executing this gives an exception
: : "I" (CYGARC_REG_IC_CST), "r" (CYGARC_REG_IC_CMD_CE))
thanks in advance,
saurabh prakash
Team Leader, C-DOT
--
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss