This is the mail archive of the
gdb-patches@sourceware.cygnus.com
mailing list for the GDB project.
[RFC] Convert d10v's STACK_ALIGN; Was: [RFC] Convert STACK_ALIGN to multi-arch ....
- To: GDB Patches <gdb-patches at sourceware dot cygnus dot com>
- Subject: [RFC] Convert d10v's STACK_ALIGN; Was: [RFC] Convert STACK_ALIGN to multi-arch ....
- From: Andrew Cagney <ac131313 at cygnus dot com>
- Date: Thu, 20 Apr 2000 18:29:38 +1000
- Organization: Cygnus Solutions
- References: <38FEBAE3.D0FD616D@cygnus.com>
Hello,
The attatched is a follow-on to the previous STACK_ALIGN patch. It
updates the d10v.
Andrew
Thu Apr 20 18:15:08 2000 Andrew Cagney <cagney@b1.cygnus.com>
* d10v-tdep.c (d10v_gdbarch_init): Initialize stack_align.
(d10v_stack_align): Make static.
* config/d10v/tm-d10v.h (STACK_ALIGN): Delete.
Index: d10v-tdep.c
===================================================================
RCS file: /cvs/src/src/gdb/d10v-tdep.c,v
retrieving revision 1.2
diff -p -r1.2 d10v-tdep.c
*** d10v-tdep.c 2000/02/09 04:46:47 1.2
--- d10v-tdep.c 2000/04/20 08:25:38
*************** d10v_frame_chain_valid (chain, frame)
*** 104,110 ****
return ((chain) != 0 && (frame) != 0 && (frame)->pc > IMEM_START);
}
! CORE_ADDR
d10v_stack_align (CORE_ADDR len)
{
return (len + 1) & ~1;
--- 104,110 ----
return ((chain) != 0 && (frame) != 0 && (frame)->pc > IMEM_START);
}
! static CORE_ADDR
d10v_stack_align (CORE_ADDR len)
{
return (len + 1) & ~1;
*************** d10v_gdbarch_init (info, arches)
*** 1655,1660 ****
--- 1655,1661 ----
set_gdbarch_frame_locals_address (gdbarch, d10v_frame_locals_address);
set_gdbarch_saved_pc_after_call (gdbarch, d10v_saved_pc_after_call);
set_gdbarch_frame_num_args (gdbarch, frame_num_args_unknown);
+ set_gdbarch_stack_align (gdbarch, d10v_stack_align);
return gdbarch;
}
Index: config/d10v/tm-d10v.h
===================================================================
RCS file: /cvs/src/src/gdb/config/d10v/tm-d10v.h,v
retrieving revision 1.2
diff -p -r1.2 tm-d10v.h
*** tm-d10v.h 2000/02/09 04:46:47 1.2
--- tm-d10v.h 2000/04/20 08:25:38
***************
*** 25,31 ****
extern int d10v_register_sim_regno (int reg);
#define REGISTER_SIM_REGNO(NR) d10v_register_sim_regno((NR))
- extern CORE_ADDR d10v_stack_align (CORE_ADDR size);
- #define STACK_ALIGN(SIZE) (d10v_stack_align (SIZE))
-
#define NO_EXTRA_ALIGNMENT_NEEDED 1
--- 25,28 ----