This is the mail archive of the gdb-patches@sourceware.org mailing list for the GDB project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [patch] Fix ll, sc and swxc1 for the 32-bit MIPS simulator


Daniel Jacobowitz <drow@false.org> writes:
> On Tue, Oct 02, 2007 at 05:31:23PM +0100, Richard Sandiford wrote:
>> mips.igen's handling of ll, sc and swxc1 is currently hardwired
>> for WITH_TARGET_WORD_BITSIZE == 64.  The patch below fixes this
>> by using the same constructs as other loads and stores.  It cures
>> gcc.target/mips/atomic-memory-1.c for mipsisa32-elf and introduces
>> no regressions.  OK to install?
>> 
>> Richard
>> 
>> 
>> sim/mips/
>> 	* mips.igen (ll): Fix mask for WITH_TARGET_WORD_BITSIZE == 32.
>> 	(sc, swxc1): Likewise.  Also fix big-endian and reverse-endian
>> 	shifts for that case.
>
> OK, thanks.

Thanks, installed.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]