This is the mail archive of the
gdb-patches@sourceware.org
mailing list for the GDB project.
[PATCH v3 8/8] Add MPX feature description to GDB manual.
- From: Walfred Tedeschi <walfred dot tedeschi at intel dot com>
- To: gdb-patches at sourceware dot org, walfred dot tedeschi at intel dot com, mircea dot gherzan at intel dot com
- Date: Fri, 30 Aug 2013 11:58:03 +0200
- Subject: [PATCH v3 8/8] Add MPX feature description to GDB manual.
- Authentication-results: sourceware.org; auth=none
- References: <1377856683-11267-1-git-send-email-walfred dot tedeschi at intel dot com>
Describes MPX feature registers including bnd0raw ... bnd3raw, bnd0 ... bnd3
bndstatus and bndcfgu.
2013-08-30 Walfred Tedeschi <walfred.tedeschi>
doc/
* gdb.texinfo (i386 Features): Add MPX feature.
Signed-off-by: Walfred Tedeschi <walfred.tedeschi@intel.com>
---
gdb/doc/gdb.texinfo | 17 +++++++++++++++++
1 file changed, 17 insertions(+)
diff --git a/gdb/doc/gdb.texinfo b/gdb/doc/gdb.texinfo
index 21250fe..c594712 100644
--- a/gdb/doc/gdb.texinfo
+++ b/gdb/doc/gdb.texinfo
@@ -42563,6 +42563,23 @@ describe the upper 128 bits of @sc{ymm} registers:
The @samp{org.gnu.gdb.i386.linux} feature is optional. It should
describe a single register, @samp{orig_eax}.
+The @samp{org.gnu.gdb.i386.mpx} feature is optional. It should
+describe registers:
+
+@itemize @minus
+@item
+@samp{bnd0raw} through @samp{bnd3raw} for i386, amd64 and x32. Hardware
+representation of the bound registers.
+@item
+@samp{bnd0} through @samp{bnd3} for i386, amd64 and x32.
+User representation of the bound registers. Takes into account the one
+complement of the upper bound. The value of an upper bound taken from
+@samp{bnd0} through @samp{bnd3} is an address in memory.
+@item
+@samp{bndcfgu} and @samp{bndstatus} for i386, amd64 and x32.
+@end itemize
+
+
@node MIPS Features
@subsection @acronym{MIPS} Features
@cindex target descriptions, @acronym{MIPS} features
--
1.7.10.4