This is the mail archive of the libc-alpha@sourceware.org mailing list for the glibc project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [PATCH] Fix underflow reporting and tie up loose ends in sparcsoft-fp.

From: David Miller <davem at davemloft dot net>
To: rth at twiddle dot net
Cc: libc-alpha at sourceware dot org
Date: Tue, 29 May 2012 16:01:15 -0400 (EDT)
Subject: Re: [PATCH] Fix underflow reporting and tie up loose ends in sparcsoft-fp.
References: <20120528.001635.2011315329383511493.davem@davemloft.net><4FC50AFF.6040100@twiddle.net>

From: Richard Henderson <rth@twiddle.net>
Date: Tue, 29 May 2012 10:44:31 -0700

> The thing that the former code does that the later does not is
> raise SIGFPE in the event that the exception is not masked.

The CPU will take the FPU exception when you write the bits into the
FSR if any bits found in CEXC are also set in TEM.

I've tested this.

Follow-Ups:
- Re: [PATCH] Fix underflow reporting and tie up loose ends in sparcsoft-fp.
  - From: David Miller

References:
- [PATCH] Fix underflow reporting and tie up loose ends in sparcsoft-fp.
  - From: David Miller
- Re: [PATCH] Fix underflow reporting and tie up loose ends in sparcsoft-fp.
  - From: Richard Henderson

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]