This is the mail archive of the newlib@sourceware.org mailing list for the newlib project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[PATCH 2/5] add spu fenv headers


Add spu fenv header files, including an SPU fenv.h. 

The header ones (except for the completely internal fefpscr.h) are inline
versions of the fenv functions. They are not currently installed for user
space inclusion/usage.

For SPU (I'm told) using inlines can have a significant benefit - not so
much for these (since fenv functions should be seldomly used), but more so
for actual math functions. But this (potenially) gives a symmetric
interface to all SPU optimized functions (that is we will have similar
interfaces for SPU optimzed math functions).

Index: spu-fenv-src/newlib/libm/machine/spu/headers/feclearexcept.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/feclearexcept.h
@@ -0,0 +1,51 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FECLEAREXCEPT_H_
+#define _FECLEAREXCEPT_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include <fefpscr.h>
+
+static __inline void _feclearexcept(int excepts)
+{
+  vec_uint4 fpscr, fpscr_mask;
+
+  fpscr = spu_mffpscr();
+  excepts = ~(excepts & FE_ALL_EXCEPT);
+  fpscr_mask = __unpack_fpscr((fenv_t) excepts);
+  fpscr = spu_and(fpscr, fpscr_mask);
+  spu_mtfpscr(fpscr);
+}
+
+#endif /* _FECLEAREXCEPT_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fefpscr.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fefpscr.h
@@ -0,0 +1,79 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+/*
+ * Functions to pack/unpack the 128 bit fpscr to/from the 32 bit fenv_t.
+ * The fpscr currently has 32 of 128 bits defined.
+ */
+
+#ifndef _FEFPSCR_H_
+#define _FEFPSCR_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+
+static __inline vec_uint4 __unpack_fpscr(fenv_t word)
+{
+  vec_uint4 fpscr;
+  vec_uchar16 splat = { 0, 1, 0, 1, 0, 1, 0, 1, 2, 3, 2, 3, 2, 3, 2, 3 };
+  vec_short8 rotm = { -12, -9, -3, 0, -10, -7, -3, 0 };
+  vec_uint4 mask = { 0x00000f07, 0x00003f07, 0x00003f07, 0x00000f07 };
+
+  fpscr = spu_promote (word, 0);
+  fpscr = spu_shuffle (fpscr, fpscr, splat);
+  /*
+   * The casts here are important, so we generate different code.
+   */
+  fpscr = (vec_uint4) spu_rlmask ((vec_short8) fpscr, rotm);
+  fpscr = (vec_uint4) spu_and ((vec_short8) fpscr, 0xff);
+  fpscr = spu_or (spu_rlmask(fpscr, -8), fpscr);
+  fpscr = spu_and (fpscr, mask);
+  return fpscr;
+}
+
+static __inline fenv_t __pack_fpscr(vec_uint4 fpscr)
+{
+  vec_uchar16 pat = { 0x80, 2, 0x80, 10, 0x80, 3, 0x80, 11,
+                      0x80, 6, 0x80, 14, 0x80, 7, 0x80, 15 };
+  vec_ushort8 shl = { 12, 10, 9, 7, 3, 3, 0, 0 };
+  vec_uint4 mask = { 0x00000f07, 0x00003f07, 0x00003f07, 0x00000f07 };
+  vec_uint4 word;
+
+  word = spu_and (fpscr, mask);
+  word = spu_shuffle (word, word, pat);
+  word = (vec_uint4) spu_sl ((vec_short8) word, shl);
+  word = spu_orx (word);
+  return spu_extract (word, 0);
+}
+
+#endif
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fegetenv.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fegetenv.h
@@ -0,0 +1,48 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FEGETENV_H_
+#define _FEGETENV_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline void _fegetenv(fenv_t *envp)
+{
+  vec_uint4 fpscr;
+
+  fpscr = spu_mffpscr();
+  *envp = __pack_fpscr(fpscr);
+}
+
+#endif /* _FEGETENV_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fegetexceptflag.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fegetexceptflag.h
@@ -0,0 +1,49 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FEGETEXCEPTFLAG_H_
+#define _FEGETEXCEPTFLAG_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline void _fegetexceptflag(fexcept_t *flagp, int excepts)
+{
+  vec_uint4 fpscr;
+
+  excepts &= FE_ALL_EXCEPT;
+  fpscr = spu_mffpscr();
+  *flagp = __pack_fpscr(fpscr) & excepts;
+}
+
+#endif /* _FEGETEXCEPTFLAG_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fegetround.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fegetround.h
@@ -0,0 +1,46 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FEGETROUND_H_
+#define _FEGETROUND_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+
+#define FE_MASK_ROUND		(__FE_ROUND_ELE_0 | __FE_ROUND_ELE_1)
+
+static __inline int _fegetround()
+{
+  return (((spu_extract(spu_mffpscr(), 0) >> 8) & 0xf) | FE_MASK_ROUND);
+}
+
+#endif /* _FEGETROUND_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/feholdexcept.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/feholdexcept.h
@@ -0,0 +1,52 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FEHOLDEXCEPT_H_
+#define _FEHOLDEXCEPT_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline int _feholdexcept(fenv_t *envp)
+{
+  vec_uint4 fpscr;
+  fenv_t env;
+
+  fpscr = spu_mffpscr();
+  *envp = __pack_fpscr(fpscr);
+  env = env & ~FE_ALL_EXCEPT;
+  spu_mtfpscr(__unpack_fpscr(env));
+  return (0);
+}
+
+#endif /* _FEHOLDEXCEPT_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/feraiseexcept.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/feraiseexcept.h
@@ -0,0 +1,51 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FERAISEEXCEPT_H_
+#define _FERAISEEXCEPT_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline void _feraiseexcept(int excepts)
+{
+  vec_uint4 fpscr, big_except;
+
+  fpscr = spu_mffpscr();
+  excepts = excepts & FE_ALL_EXCEPT;
+  big_except = __unpack_fpscr(excepts);
+  fpscr = spu_or(fpscr, big_except);
+  spu_mtfpscr(fpscr);
+}
+
+#endif /* _FERAISEEXCEPT_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fesetenv.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fesetenv.h
@@ -0,0 +1,48 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FESETENV_H_
+#define _FESETENV_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include <fefpscr.h>
+
+static __inline void _fesetenv(const fenv_t *envp)
+{
+  vec_uint4 fpscr;
+
+  fpscr = __unpack_fpscr(*envp);
+  spu_mtfpscr(fpscr);
+}
+
+#endif /* _FESETENV_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fesetexceptflag.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fesetexceptflag.h
@@ -0,0 +1,52 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FESETEXCEPTFLAG_H_
+#define _FESETEXCEPTFLAG_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline void _fesetexceptflag(const fexcept_t *flagp, int excepts)
+{
+  vec_uint4 fpscr;
+  fenv_t mask, pack_fpscr;
+
+  fpscr = spu_mffpscr();
+  pack_fpscr = __pack_fpscr(fpscr);
+  mask = excepts & FE_ALL_EXCEPT;
+  fpscr = __unpack_fpscr((pack_fpscr & ~mask) | (*flagp & mask));
+  spu_mtfpscr(fpscr);
+}
+
+#endif /* _FESETEXCEPTFLAG_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fesetround.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fesetround.h
@@ -0,0 +1,104 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FESETROUND_H_
+#define _FESETROUND_H_  1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+
+#define FE_MASK_ROUND    (__FE_ROUND_ELE_0 | __FE_ROUND_ELE_1)
+
+#define SMALL  (FE_MASK_ROUND - 1)
+#define LARGE  (FE_MASK_ROUND + \
+     ((__FE_SPU_DOWNWARD << 2) | __FE_SPU_DOWNWARD) + 1)
+
+static __inline int _fesetround(int mode)
+{
+  unsigned int umode;
+  vec_uint4 vec_mode;
+  vec_uint4 valid, fail;
+  vec_uint4 cur_fpscr, new_fpscr, mask_fpscr;
+  vec_uint4 const valid_ele0 =
+    { FE_TONEAREST, FE_TOWARDZERO, FE_UPWARD, FE_DOWNWARD };
+  vec_uint4 const valid_ele1 =
+    { FE_TONEAREST_1, FE_TOWARDZERO_1, FE_UPWARD_1, FE_DOWNWARD_1 };
+  vec_uint4 const too_large = { LARGE, LARGE, LARGE, LARGE };
+  vec_uchar16 const splat_ele0 =
+    { 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3 };
+  vec_uint4 const clear_non_ele0 = { 0xffffffff, 0, 0, 0 };
+
+  /*
+   * There are 24 valid values, check for a range plus the other 8
+   * rather than check for specific bit settings.
+   *
+   * These are all the valid values:
+   *   0xf00 through 0xf0f (SMALL + 1 through LARGE - 1, 16 values)
+   *   0xc00 0xc04 0xc08 0xc0c (in ele0)
+   *   0x300 0x301 0x302 0x303 (in ele1)
+   */
+  umode = mode;
+  vec_mode = spu_splats(umode);
+  valid = spu_cmpeq(vec_mode, valid_ele0);
+  valid = spu_or(valid, spu_cmpeq(vec_mode, valid_ele1));
+  valid = spu_or(valid, spu_cmpgt(vec_mode, SMALL));
+  valid = spu_and(valid, spu_cmpgt(too_large, vec_mode));
+
+  fail = spu_gather(valid);
+  fail = spu_cmpeq(fail, 0);
+  /*
+   * set all elements of fail to the value of fail's element 0, so
+   * we can select the current fpscr values on failure.
+   */
+  fail = spu_shuffle(fail, fail, splat_ele0);
+
+  cur_fpscr = spu_mffpscr();
+  /*
+   * We don't have to mask the round element selection out since it
+   * is shifted out.
+   */
+  new_fpscr = spu_promote(umode << 8, 0);
+  new_fpscr = spu_and(new_fpscr, clear_non_ele0);
+  /*
+   * Use the element bits of the mode to set the mask.
+   */
+  mask_fpscr = spu_promote((umode & FE_MASK_ROUND), 0);
+  new_fpscr = spu_sel(cur_fpscr, new_fpscr, mask_fpscr);
+  /*
+   * Use the current fpscr value if the round mode was invalid
+   */
+  new_fpscr = spu_sel(new_fpscr, cur_fpscr, fail);
+  spu_mtfpscr(new_fpscr);
+
+  return spu_extract(fail, 0);
+}
+#endif /* _FESETROUND_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/fetestexcept.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/fetestexcept.h
@@ -0,0 +1,49 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FETESTEXCEPT_H_
+#define _FETESTEXCEPT_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline int _fetestexcept(int excepts)
+{
+  vec_uint4 fpscr;
+
+  excepts &= FE_ALL_EXCEPT;
+  fpscr = spu_mffpscr();
+  return (__pack_fpscr(fpscr) & excepts);
+}
+
+#endif /* _FETESTEXCEPT_H_ */
Index: spu-fenv-src/newlib/libm/machine/spu/headers/feupdateenv.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libm/machine/spu/headers/feupdateenv.h
@@ -0,0 +1,48 @@
+/*
+  (C) Copyright 2001,2006,
+  International Business Machines Corporation,
+  Sony Computer Entertainment, Incorporated,
+  Toshiba Corporation,
+
+  All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions are met:
+
+    * Redistributions of source code must retain the above copyright notice,
+  this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in the
+  documentation and/or other materials provided with the distribution.
+    * Neither the names of the copyright holders nor the names of their
+  contributors may be used to endorse or promote products derived from this
+  software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
+  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
+  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
+  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+#ifndef _FEUPDATEENV_H_
+#define _FEUPDATEENV_H_	1
+
+#include <spu_intrinsics.h>
+#include <fenv.h>
+#include "fefpscr.h"
+
+static __inline void _feupdateenv(const fenv_t *envp)
+{
+  vec_uint4 fpscr;
+
+  fpscr = __unpack_fpscr(*envp);
+  spu_mtfpscr(fpscr);
+}
+
+#endif /* _FEUPDATEENV_H_ */
Index: spu-fenv-src/newlib/libc/machine/spu/sys/fenv.h
===================================================================
--- /dev/null
+++ spu-fenv-src/newlib/libc/machine/spu/sys/fenv.h
@@ -0,0 +1,120 @@
+/* -------------------------------------------------------------- */
+/* (C) Copyright 2001,2006                                       */
+/* International Business Machines Corporation,                   */
+/* Sony Computer Entertainment Incorporated,                      */
+/* Toshiba Corporation.                                           */
+/*                                                                */
+/* All Rights Reserved.                                           */
+/* -------------------------------------------------------------- */
+#ifndef _FENV_H
+#define _FENV_H
+
+/*
+ * The exception macros are such that the functions to pack/unpack them
+ * will map a 32 bit fenv_t from/to the 128 bit fpscr.
+ *
+ * Suffixes:
+ * _SNGL: single precision
+ * _DBL:  double precision
+ * _N:    element number, no suffix for element 0.
+ */
+
+#define FE_OVERFLOW_SNGL	0x08000000
+#define FE_UNDERFLOW_SNGL	0x04000000
+#define FE_DIFF_SNGL		0x02000000
+#define FE_DIVBYZERO_SNGL	0x00000040
+
+#define FE_OVERFLOW_SNGL_1	0x00040000
+#define FE_UNDERFLOW_SNGL_1	0x00020000
+#define FE_DIFF_SNGL_1		0x00010000
+#define FE_DIVBYZERO_SNGL_1	0x00000020
+
+#define FE_OVERFLOW_SNGL_2	0x00000200
+#define FE_UNDERFLOW_SNGL_2	0x00000100
+#define FE_DIFF_SNGL_2		0x00000080
+#define FE_DIVBYZERO_SNGL_2	0x00000010
+
+#define FE_OVERFLOW_SNGL_3	0x00000004
+#define FE_UNDERFLOW_SNGL_3	0x00000002
+#define FE_DIFF_SNGL_3		0x00000001
+#define FE_DIVBYZERO_SNGL_3	0x00000008
+
+#define FE_ALL_EXCEPT_SNGL	(FE_OVERFLOW_SNGL | FE_UNDERFLOW_SNGL \
+				| FE_DIFF_SNGL | FE_DIVBYZERO_SNGL)
+#define FE_ALL_EXCEPT_SNGL_1	(FE_OVERFLOW_SNGL_1 | FE_UNDERFLOW_SNGL_1 \
+				| FE_DIFF_SNGL_1 | FE_DIVBYZERO_SNGL_1)
+#define FE_ALL_EXCEPT_SNGL_2	(FE_OVERFLOW_SNGL_2 | FE_UNDERFLOW_SNGL_2 \
+				| FE_DIFF_SNGL_2 | FE_DIVBYZERO_SNGL_2)
+#define FE_ALL_EXCEPT_SNGL_3	(FE_OVERFLOW_SNGL_3 | FE_UNDERFLOW_SNGL_3 \
+				| FE_DIFF_SNGL_3 | FE_DIVBYZERO_SNGL_3)
+
+#define FE_OVERFLOW_DBL		0x01000000
+#define FE_UNDERFLOW_DBL	0x00800000
+#define FE_INEXACT_DBL		0x00400000
+#define FE_INVALID_DBL		0x00200000
+#define FE_NC_NAN_DBL 		0x00100000
+#define FE_NC_DENORM_DBL	0x00080000
+
+#define FE_OVERFLOW_DBL_1	0x00008000
+#define FE_UNDERFLOW_DBL_1	0x00004000
+#define FE_INEXACT_DBL_1	0x00002000
+#define FE_INVALID_DBL_1	0x00001000
+#define FE_NC_NAN_DBL_1 	0x00000800
+#define FE_NC_DENORM_DBL_1 	0x00000400
+
+#define FE_ALL_EXCEPT_DBL	(FE_OVERFLOW_DBL | FE_UNDERFLOW_DBL | \
+				FE_INEXACT_DBL | FE_INVALID_DBL | \
+				FE_NC_NAN_DBL | FE_NC_DENORM_DBL)
+#define FE_ALL_EXCEPT_DBL_1	(FE_OVERFLOW_DBL_1 | FE_UNDERFLOW_DBL_1 | \
+				FE_INEXACT_DBL_1 | FE_INVALID_DBL_1 | \
+				FE_NC_NAN_DBL_1 | FE_NC_DENORM_DBL_1)
+
+#define FE_ALL_EXCEPT	        (FE_ALL_EXCEPT_SNGL | FE_ALL_EXCEPT_SNGL_1 | \
+				FE_ALL_EXCEPT_SNGL_2 | FE_ALL_EXCEPT_SNGL_3 | \
+				FE_ALL_EXCEPT_DBL | FE_ALL_EXCEPT_DBL_1)
+
+/*
+ * Warning: some of these are single and some double precision only,
+ * because of the hardware implementation.
+ */
+#define FE_DIVBYZERO		(FE_DIVBYZERO_SNGL | FE_DIVBYZERO_SNGL_1 | \
+				FE_DIVBYZERO_SNGL_2 | FE_DIVBYZERO_SNGL_3)
+#define FE_INEXACT		(FE_INEXACT_DBL | FE_INEXACT_DBL_1)
+#define FE_INVALID		(FE_INVALID_DBL | FE_INVALID_DBL_1)
+#define FE_NC_NAN		(FE_NC_NAN_DBL | FE_NC_NAN_DBL_1)
+#define FE_NC_DENORM		(FE_NC_DENORM_DBL | FE_NC_DENORM_DBL_1)
+
+/*
+ * __FE_ROUND_ELE_n values are set so that they can easily be used as a
+ * mask when setting the fpscr. These tell us whether we are setting the
+ * round mode for a specific element (double precision floating point
+ * only, so there are only two elements).
+ */
+#define __FE_ROUND_ELE_0	0xc00
+#define __FE_ROUND_ELE_1	0x300
+
+/*
+ * The following map directly to round values in the fpscr.
+ */
+#define __FE_SPU_TONEAREST	0
+#define __FE_SPU_TOWARDZERO	1
+#define __FE_SPU_UPWARD		2
+#define __FE_SPU_DOWNWARD	3
+
+#define FE_TONEAREST	(__FE_ROUND_ELE_0 | (__FE_SPU_TONEAREST << 2))
+#define FE_TOWARDZERO	(__FE_ROUND_ELE_0 | (__FE_SPU_TOWARDZERO << 2))
+#define FE_UPWARD	(__FE_ROUND_ELE_0 | (__FE_SPU_UPWARD << 2))
+#define FE_DOWNWARD	(__FE_ROUND_ELE_0 | (__FE_SPU_DOWNWARD << 2))
+
+#define FE_TONEAREST_1	(__FE_ROUND_ELE_1 | __FE_SPU_TONEAREST)
+#define FE_TOWARDZERO_1	(__FE_ROUND_ELE_1 | __FE_SPU_TOWARDZERO)
+#define FE_UPWARD_1	(__FE_ROUND_ELE_1 | __FE_SPU_UPWARD)
+#define FE_DOWNWARD_1	(__FE_ROUND_ELE_1 | __FE_SPU_DOWNWARD)
+
+typedef unsigned int fexcept_t;
+typedef unsigned int fenv_t;
+
+extern const fenv_t __fe_dfl_env;
+#define FE_DFL_ENV	(&__fe_dfl_env)
+
+#endif /* fenv.h */


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]